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Abstract—This paper presents a comprehensive study of 
leakage reduction techniques applicable to CMOS based devices. 
In the process, mathematical equations that model the power-
performance trade-offs in CMOS logic circuits are presented. 
From those equations, suitable techniques for leakage reduction 
as pertaining to CMOS devices are deduced. Throughout this 
research it became evident that designing CMOS devices with 
high-κ dielectrics is a viable method for reducing leakages in 
cryptographic devices. To support our claim, a 22nm NMOS 
device was built and simulated in Athena software from Silvaco. 
The electrical characteristics of the fabricated device were 
extracted using the Atlas component of the simulator. From this 
research, it became evident that high-κ dielectric metal gate are 
capable of providing a reliable resistance to DPA and other form 
of attacks on cryptographic platforms such as smart card.The 
fabricated device showed a marked improvement on the ࡵ࢕࢔/ࡵ࢕ࢌࢌ 
ratio, where the higher ratio means that the device is suitable for 
low power applications. Physical models used for simulation 
included  ࡿ࢏૜ࡺ૝ and ࡴࢌࡻ૛ as gate dielectric with TiSix as metal 
gate. From the simulation result, it was shown that ࡴࢌࡻ૛ was the 
best dielectric material when TiSix is used as the metal gate. 
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I.  INTRODUCTION 
 
mart Cards are a safe place to store valuable information 
such as cryptographic private keys making them an 
adequate medium capable of providing secure 
authentication and storage of secret data. Recent development 
in this field of study have redirected attention to a whole new 
class of attacks developed to retrieve the secret key stored in 
the card through the study and interpretation of the 
information leaked by processor power dissipation. Such 
attacks are known as Side Channel Attacks (SCA’s) and are 
performed by taking advantage of the interdependence in 
Complementary Metal Oxide circuits between dynamic power 
dissipation on the processed data. Chief among those 
techniques is Differential Power Analysis (DPA) which has 
been widely shown to be a threat to the security of 
cryptographic devices [1]. For that reason a large number of 
side channel related countermeasures at various levels of 
abstraction have been proposed. In particular, at the transistor 
level, countless alternatives to first order DPA attacks have 
been developed and demonstrated. Researchers in [2] have 
successfully demonstrated that in sub-100 nm and related 
technologies, power leakages are as high as the dynamic 
power of the device and hence the leakage (static) supply 
current can be used as a new Side-Channel. 
 
Off State leakages have been recognized by semiconductor 
manufacturers as a major bottleneck for future microcontroller 
integration. Off-state leakage is a static power current that 
leaks through transistors even when such devices are turned 
off. It is one of two principal sources of power dissipation in 
today’s microcontrollers. The other source of leakage is of 
course dynamic power, which is caused by the repeated 
capacitance charge and discharge on the output of the hundreds 
of millions of gates in today’s microcontrollers. Until recently, 
only dynamic power was identified as a significant source of 
power consumption, and Moore’s law has helped to control it 
through shrinking processor technology. Dynamic power is 
proportional to the square of the supply voltage; therefore 
reducing the voltage significantly reduces the device’s power 
consumption. Unfortunately smaller geometries aggravate 
current leakages problems; static power begins to dominate the 
power consumption equation in microcontroller design” [12].  
CMOS technology was invented at Fairchild 
Semiconductor in 1963 by Wanlanss Frank. The original idea 
behind the technology was to design a low power alternative to 
Transistor-transistor Logic (TTL). The early adopters of the 
technology were watch designers who realized the importance 
of low battery power consumption over the device processing 
capabilities for electronic circuits. Nowadays, the CMOS 
technology has grown substantially to become the dominant 
technology integrated circuit design. “This is essentially 
because area occupation, operating speed, energy efficiency 
and manufacturing costs have benefited and continue to benefit 
from the geometric downsizing that comes with every new 
generation of semiconductor manufacturing processes. In 
addition, the simplicity and comparatively low power 
dissipation of CMOS circuits have allowed for integration 
densities not possible in similar techniques such as bipolar 
junction transistors (BJT)” [17]. Despite its many benefits, 
authors of [12] argue that the power that such devices consume 
has increased dramatically with increases in device speed and 
S
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chip density; and so has the number of attacks on cryptographic 
devices. 
 
II. POWER FUNDAMENTALS 
 
Five mathematical equations govern the power performance 
in the CMOS logic circuits according to [12]. In this paper, we 
present them in a way that addresses the basics of physics and 
logic circuitry design. The first mathematical equations related 
to CMOS power fundamentals are the basics of low power 
consumption [3] while the last two equations are more 
concerned with sub-threshold and gate-oxide leakage 
modeling in CMOS technologies. 
 
A. Investigation of Frequency and Voltage Relationships 
 
Equation (1) below depicts the supply voltage dependency 
of the operating frequency of the device as computed in [12]: 
 
݂ ן  ሺܸ െ ௧ܸ௛ሻఈ ௏⁄     (1) 
 
In this equation, ܸ represents the transistor’s supply voltage 
while ௧ܸ௛  is the device’s voltage. The exponent α is an 
experimentally derived constant with a value of 1.3 
approximately [12]. Dynamic voltage scaling in CMOS 
devices is used to control switching power dissipation in 
battery operated systems. Also, power consumption 
minimization techniques rely on low voltage modes and 
lowered clock frequencies. In [12] authors have used the 
relation derived in (1) to compute an equation that depicts the 
relationship between frequency and supply voltage. The 
derivation begins with the selection of the device’s working 
voltage and frequency defined as ௡ܸ௢௥௠ and ௡݂௢௥௠ 
respectively. The quantities selected are normalized entities 
depicting the relationship between the largest possible 
device’s operating voltage ௠ܸ௔௫ and frequency ௠݂௔௫.  This 
relationship is shown in (2) below: 
 
௡ܸ௢௥௠ ൌ ߚଵ ൅  ߚଶ · ௡݂௢௥௠ ൌ ௏೟೓௏೘ೌೣ ൅  ቀ1 െ
௏೟೓
௏೘ೌೣቁ ·  ௡݂௢௥௠       (2) 
 
From (1) it is evident that if f= 0, then (2) becomes: 
 
௡ܸ௢௥௠ ൌ ߚଵ ൌ  ௧ܸ௛
௠ܸ௔௫
 
 
The value of ௡ܸ௢௥௠ can safely be approximated to 0.37. That 
approximation closely matches present day’s industrial data 
[12]. It is also worth mentioning at this stage that ௠݂௔௫ is 
proportional to ௠ܸ௔௫ and that the frequency will drop to zero if 
V is equal to ௧ܸ௛, as clearly shown (1). 
 
B. CMOS Power Dissipation 
Many origins of power consumption in CMOS devices exist 
in CMOS devices and that what the third equation attempts to 
clarify. The CMOS power consumption is the sum of dynamic 
and static power as shown in (3): 
 
ܲ ൌ  ௗܲ௬௡௔௠௜௖ ൅  ௦ܲ௧௔௧௜௖   (3) 
 
The first term of (3) can be broken off into two distinct 
entities namely ௦ܲ௛௢௥௧  and ௦ܲ௪௜௧௖௛. The first component ௦ܲ௛௢௥௧  
is the power dissipated during gate voltage transient time 
while the second component ௦ܲ௪௜௧௖௛ comes as a result of the 
many charging and discharging of capacitances in the device. 
The last term ௦ܲ௧௔௧௜௖ represents the power generated when the 
transistor is not in the process of switching. Equation (3) can 
be rewritten as: 
 
ܲ ൌ  ሺ ௦ܲ௛௢௥௧ ൅ ௦ܲ௪௜௧௖௛ሻ ൅  ௦ܲ௧௔௧௜௖ ൌ  ܣܥܸଶ݂ ൅ ܸܫ௟௘௔௞     (4) 
 
In (4) A denotes the number of bits that are actively 
switching and C is the combination of the device’s load and 
internal capacitance. It is worth mentioning at this stage that 
for ease of simplicity, the power lost to spasmodic short circuit 
at the gate’s output has been neglected.  
From (4) it is evident that dropping the supply voltage leads 
to an important decrease in the device power consumption. 
Mathematically speaking, dividing the supply voltage by 2 or 
halving it will reduce the power consumption by four. The 
main drawback of that proposition is that it will reduce the 
processor’s top operating frequency by more than half. A 
better approach suggested in [12] relies on the use parallel or 
pipelined techniques to compensate for the performance losses 
due to supply voltage reduction. 
 
C. Computing Leakage Current 
 
Parallelism and pipelining techniques for power reduction 
were first proposed by [19]. Since then researchers have 
conducted studies aimed at optimizing the pipelining depth for 
dissipated power reduction in CMOS devices. Furthermore, 
researches have been conducted at a functional block level to 
compare the performances of pipelining and parallelism to 
find out which technique performs best when it comes to 
minimizing total switching power. In (3) it was shown that 
leakage current (source of static power consumption) is a 
combination of subthreshold and gate-oxide leakage i.e.: 
 
ܫ௟௘௔௞ ൌ  ܫ௦௨௕ ൅  ܫ௢௫  
 
Deriving Subthreshold Power Leakage: Authors of [19] present 
an equation representing the direct relationship between a 
CMOS device threshold voltage, its subthreshold leakage 
current and the device supply voltage as follows: 
 
ܫ௦௨௕ ൌ  ܭଵܹ݁ି௏೟೓ ௡௏బቀଵି ௘
షೇ ೇഇ⁄ ቁൗ    (6) 
 
In (6) Kଵ and ݊ are normally derived experimentally, W 
represents the device’s gate width, and Vθ is its thermal 
voltage. The quantity Vθ  can safely be approximated to 25 mV 
at room temperature (20 degrees Celsius). If Iୱ୳ୠ rises enough 
to generate, Vθ will rise as well and in that process cause an 
increase in Iୱ୳ୠ and this may result in thermal runaway. From 
(6) it becomes clear that two ways exist for reducing  Iୱ୳ୠ 
which are (1) turning off the supply voltage and (2) stepping-
up the threshold voltage. In [12] it is argued that “since this 
quantity shows up as a negative exponent, increasing that 
value could have a dramatic effect in even small increments. 
On the other hand, it is evident from (1) that increasing 
V୲୦ automatically creates a reduction in speed. The obvious 
problem with the first approach is loss of state; as for the 
second option, its major inconvenience relates to the loss of 
performance”. The device’s gate width W, its gate length Lg, 
the device’s oxide thickness Tox, and doping concentration 
Npocket are other major contributors to subthreshold leakage in 
CMOS based technologies. Processor designers often optimize 
one or a few of those leakage components as a convenient 
technique to reduce subthreshold leakage as will be seen in 
subsequent paragraphs. 
 
Subthreshold Power Leakage: Gate leakage mechanisms, such 
as tunneling across thin gate oxide leading to gate oxide 
leakage current become significant at the 90nm node and 
smaller. Gate oxide leakage is not as well understood as 
subthreshold leakage. For the purpose of this research, a 
simplification of equations from the authors of [5] is sufficient 
to illustrate the point: 
 
ܫ௢௫ ൌ  ܭଶܹ ቀ ௏೚்ೣቁ
ଶ ݁ିఈ ೚்ೣ ௏⁄    (7) 
 
Where ܭଶ and ߙ are derived experimentally. In (5) we draw 
our attention to the oxide thickness, ௢ܶ௫ component of the 
equation. “Increasing ௢ܶ௫will reduce the gate leakage. However, 
it also negatively affect the transistor’s efficiency since ௢ܶ௫ must 
decrease proportionately with process scaling to avoid short 
channel effects. Therefore, increasing ௢ܶ௫ is not a viable option” 
[12]. A better approach to this problem may lie in the 
development of high-κ dielectric gate insulators. This approach is 
currently under heavy investigation by the research community. 
 
III. REDUCING STATIC POWER CONSUMPTION 
 
Many researchers as well research groups have developed 
power models for reducing static power consumption for 
embedded devices. Power gating [4, 16] is slowly becoming a 
very popular design technique for decreasing leakage currents. 
Although effective in reducing static power consumption in 
many instances, its major drawback lies in its tendency to 
introduce delays by adding extra circuitry and wires and also 
uses extra area and power. 
Another approach to static power reduction is based on the 
utilization of multiple threshold voltage techniques. “Present 
day’s processes typically offer two threshold voltages. 
Microprocessor designers assign a low threshold voltage to 
some of the few identified performance-critical transistors and 
a high threshold voltage to the majority of less time critical 
transistors. This approach has the tendency to incur a high 
subthreshold leakage current for the performance-critical 
transistors, but can significantly reduce the overall leakage” 
[12].  
Other techniques for reducing subthreshold leakage are 
closely related to gate tunneling current, however, their effects 
are still under investigations. Gate-oxide leakage has a 
negligible dependence on temperature [12]. Therefore, as it 
subsides with drops in temperature, gate-oxide related current 
leakage become important. 
 
IV. FABRICATION METHOD 
 
For this paper, a 20nm NMOS MOFSET was fabricated 
using the SILVACO Athena module and the device’s 
electrical characteristic and performance were simulated and 
evaluated using the Atlas module from SILVACO. The 
specifications of the sample used in this experiment was p-
type (boron doped) silicon substrate with doping concentration 
of 1.5݁ଵହatoms ܿ݉ିଷ and <100> orientation. The next step 
consisted in developing the P-well by growing a 800 Å oxide 
screen on top of bulk silicon. This technique makes use of dry 
oxygen at a very high temperature (i.e. approximately 800°C) 
followed by Boron as dopant with a concentration of 
3.75݁ଵଷatoms ܿ݉ିଷ. In the third step, the deposited oxide 
layer is etched and there after annealed to ensure that all boron 
atoms are spread uniformly. This done at a temperature of  
900°C using nitrogen followed by a futher rise in temperature 
to 950°C using dry oxygen. The next step was to isolate the 
neighbouring transistor by creating a shallow trench isolator 
with a thicknesses of 130 Å. After that step, the wafer was 
oxidized with dry oxygen for approximately 25 minutes at 
temperature of 1000°C. Two important processes were 
involved in the development of the STI namely, Low Pressure 
Chemical Deposition (LPCVD) and reactive ion etching 
(RIE). The LPCVD process starts with the deposition of a 
1000 Å nitride layer on top of the STI oxide layer, followed by 
a photo-resistor deposition on the wafer. The RIE process 
consisted in etching the unnecessary part on the top of the STI 
area. Both chemical and mechanical polishing was 
implemented to strip away any extra oxide on the wafer. STI 
was further annealed for approximately 15 minutes at a 
temperature of 850°C. As a final STI step in the process, an 
oxide layer was carefully deposited and etched to eliminate 
possible defects that may have occurred on the surface.  
It is important to mention at this stage that the deposition of 
high-κ dielectric process with gate oxide thickness is selected 
so that they have the same equivalent oxide thickness as ܱܵ݅ଶ . 
Furthermore, the length of the high-κ material was scaled so as 
to get the equivalent 22nm gate length of the transistor. The 
next step consisted of the deposition of Titanium Silicide 
(TiSix) on top of the high-κ dielectrics (ܵ݅ଷ ସܰ, ܪ݂ܱଶ) 
followed by halo implantation of indium dose to obtain the 
optimum value of the NMOS device [6, 7]. The next step 
involved the formation of the sidewall spacer that would serve 
as source and drain electrodes for the device. In this case, 
implantation with arsenic is followed by a dose of phosphor to 
ensure an uninterrupted flow of current in the fabricated 
NMOS device [8]. 
The next step consisted in the deposition of a layer (0.5 μm) 
of Boron Phosphor Silicate Glass (BPSG) to act as the pre-
metal dielectric [9]. Once more, annealing was done at 950°C 
on the wafer to strengthen the structure. The next step consisted 
of compensation implantation with a layer of phosphorous. The 
last step involved the deposition of aluminium layer which 
served as metal electrode (source and drain). Once the model 
structure design was completed we then proceeded with device 
simulation using Atlas. 
 
V. RESULTS AND DISCUSSIONS 
 
The complete NMOS structure is shown in Fig. 1 below. 
The fabrication process is the same for all high-κ devices 
fabricated for this research except that the dielectric materials 
were varied. 
 
 
Fig. 1. Cross Section of the fabricated 22 nm NMOS device 
Fig.2 on the other hand shows the doping profile of one of 
the designed structure with gate length of 22nm NMOS. 
 
 
 
Fig. 2. Doping profile of the fabircated device 
Results of electrical characteristic simulation are obtained in 
Fig. 3 below.The plots are also known as “ ௧ܸ Curves”, because 
devices designers use them extensively to extract the threshold 
voltage ( ௧ܸ), which defines an approximation of when a 
transistor is “on” and allows current to flow across the 
channel. 
 
For this research, the Figure presents the drain (ܫௗ) vs gate 
voltage (ܸீ ௌ) curves for ܵ݅ଷ ସܰ (k~29), ܪ݂ܱଶ (k~21) and 
aconventional device made of ܱܵ݅ଶ . Typically, the fabricated 
device’s drain voltage ஽ܸௌwas fixed when (ܫௗ) vs (ܸீ ௌ) was 
plotted. The threshold voltage ( ௧ܸ௛), state on current (ܫ௢௡) and 
state off current (ܫ௢௙௙) can be extracted from the (ܫௗ) vs (ܸீ ௌ) 
curve. 
 
 
Fig. 3. Drain cureent Vs gate voltage curves (threshold curves) 
 
A good doping concentration is one of the critical 
factorsthat ensure that the transistor works well and emits 
fewer leakage currentsso as to enhance gate control [10]. 
There are four factors that influence the threshold voltage; 
these factors include (1) threshold voltage adjustment implant, 
(2) halo implant, (3) channel implant and (4) compensation 
implant. However for the purpose of this research, where the 
main requirement was to investigate the leakage current 
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emissions of the device while varying the gate material used, 
the threshold voltage adjustment implant technique was 
utilised. To get a threshold voltage of 0.302651 as stipulated 
by the ITRS the best doping concentration with boron was set 
to 8.5763ݔ10ଵଷܿ݉ିଶ for ܪ݂ܱଶ and 
9.73654ݔ10ଵଷܿ݉ିଶforܵ݅ଷ ସܰ. This doping concentration 
variation is to account for the physically thicker and stronger 
dielectric materials utilised. As expected, the drain current for 
both ܵ݅ଷ ସܰ and ܪ݂ܱଶ dielectric are decreased compared to the 
drain current of the device made of ܱܵ݅ଶ  as can be seen from 
Fig. 3 above. 
 
Drain leakage current (ܫ௢௙௙) or sub-threshold leakage 
current occurs when the gate voltage (ܸீ ௌ) is lower than the 
threshold voltage ( ௧ܸ௛). In ideal case, when the transistor is 
turned off, ܸீ ௌ= 0 volt and ஽ܸௌ= ஽ܸ஽(voltage supply), there is 
no current flow through the channel (ܫ௢௙௙= 0). Again from Fig. 
3 it is clear that the leakage current through ܪ݂ܱଶdielectric is 
lowest compared to both  ܵ݅ଷ ସܰand ܱܵ݅ଶ dielectrics. This 
result suggests that ܪ݂ܱଶdielectric material is more 
compatible with silicon and appears to be the most stable 
oxide with the highest heat of formation. This observation 
matches the findings of [12, 13]. 
 
Table 1 show the simulated results for ܵ݅ଷ ସܰ   and for  
ܪ݂ܱଶdielectric materials with TiSix as metal gate for 22nm 
NMOS. Clearly, the ܫ௢௡values from the simulation are larger 
compared to prediction value.  
TABLE I.  SIMULATED RESULTS OF THE UTILISED DIELECTRICS 
Parameter ܵ݅ଷ ସܰ ܪ݂ܱଶ ITRS 2011 
prediction 
௧ܸ௛ሺܸሻ 0.30226 0.30226 0.302 
ܫ௢௡ 3.03345ିସ 2.63345ିସ 1.03ି଻ 
ܫ௢௙௙ 2.83345ିଵହ 1.03345ିଵହ 1.495ି଺ 
ܫ௢௡
ܫ௢௙௙ 
1.071ଵଵ 2.541ଵଵ 6.6071ିଶ 
 
From the Table it can be seen that the simulation results for  
ܫ௢௙௙are slightly lower than prediction value from the ITRS-
2011. This is an indication that the above selected high-κ 
dielectric materials are suitable combination with metal gate 
as well as compatible with silicon for building low leakage 
transistors. Again as stated earlier ܪ݂ܱଶ appears to be the 
better option. 
VI. CONCLUSION 
 
NMOS structure with 22nm gate length were successfully 
designed and simulated to study the electrical performance of 
the device with a major emphasis on the device leakage current 
emissions.  Two high-κ dielectric materials namely ܪ݂ܱଶ and ܵ݅ଷ ସܰwere investigated in this study. Throughout the study, it 
became evident that materials with high-κ dielectric are 
possible replacement to silicon oxide (ܱܵ݅ଶ ). Replacing ܱܵ݅ଶ  
with materials such as ܪ݂ܱଶ(Hafniumoxide) or  ܵ݅ଷ ସܰ (Silicon nitride) could be some of the best mechanisms 
to limit leakage current emissions in CMOS devices and help 
in providing better resistance to attacks such as simple or 
differential power analysis or even electromagnetic power 
analysis that is gaining momentum in cryptographic devices 
such as smart cards. 
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